



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/826,278

04/19/2004

Joon-hyun Yang

101-1025

9920

38209 7590 10/16/2007
STANZIONE & KIM, LLP
919 18TH STREET, N.W.
SUITE 440
WASHINGTON, DC 20006

EXAMINER

ABDULSELAM, ABBAS I

ART UNIT

PAPER NUMBER

2629

MAIL DATE

DELIVERY MODE

10/16/2007

PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary	Application No. 10/826,278	Applicant(s) YANG, JOON-HYUN	
	Examiner Abbas I. Abdulsalam	Art Unit 2629	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 01 August 2007.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-26 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 19-21 is/are allowed.
- 6) ☒ Claim(s) 1-3, 14-18 and 22-26 is/are rejected.
- 7) ☒ Claim(s) 4-13 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on _____ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|--|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413)
Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

Response to Arguments

1. Applicant's arguments with respect to claims 1-3 14-18, and 22-26 have been considered but are moot in view of the new ground(s) of rejection.

Claim Rejections - 35 USC § 103

2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

3. Claims 1-3 14-18, and 22-26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Schermerborn (USPN 7081891) in view of Kenji (JP 11-231829).

Regarding claims 1 and 24-26, Schermerhorn teaches a single-sided driver (*Fig. 4 (30)*) used with a display panel (*col. 4, lines 52-54, col. 6, lines 49-51, Fig. 4 (30, 14)*), a single driver circuit 30, which is capable of driving the a Plasma Display Panel (PDP) (14)), the single-sided driver comprising: a single-sided driver circuit 1 (*Fig. 4 (30)*) having predetermined circuit elements including energy accumulation elements and switching elements (*col. 4, lines 52-67, col. 5, lines 1-48, Fig. 4 (28, 26, 32,*

Art Unit: 2629

34, 44, 22), see components of driver circuit (30) in Fig. 4, first and second driver capacitors 22 and 44, first and second Injection Gate Bipolar Transistors (IGBT's) 32 and 34 that are sequentially switched between conducting and non-conducting states by a logic control circuit 39), and establishes current in the current flow paths to generate predetermined driving voltage waveforms required for both X and Y axes electrodes according to predetermined switching sequences to drive the display panel (col. 6, lines 8-18, Fig. 4 (17, 32, 26, 15), as shown in fig. 5, current through driver inductance 17 reaches a peak at $t_{sub.peak}$ current after which the current begins to decrease as the voltage continues to rise, and the voltage reaches a peak at $t_{sub.reson}$; as shown in FIG. 5A, the operation continues through decision block 56 to functional block 58 where the first electronic switch 32 is returned to its non-conducting state at $t_{sub.off}$ (fig. 5) with the voltage at the sustaining voltage level, and once the intended sustaining voltage is reached, it is held by the operation of the driver diode 26 and the PDP capacitors, see FIG. 5, which illustrates voltage and current waveforms generated by the driver circuit shown in FIG. 4, note that it is obvious that the PDP (14) shown in Fig. 4 has X and Y electrodes, col. 6, lines 1-2, also note as shown in Fig. 5, that at $T_{sub.start}$, the first electronic switch (32) is changed from a non-conducting state to a conducting state).

Schermerhorn does not teach having current flow paths coupled to each of X and Y axes electrodes of the display panel.

Kenji on the other hand teaches a first switchable current path z1 and a second current path z2 are provided between a power source line 51 and a terminal px to apply electric voltage to each cell in common with one another (see the abstract).

Thus, It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine Schermerhorn's single driver circuit 30 shown in Fig. 4 with Kenji's first switchable current path z1 and the second current path z2, because the use of first switchable current path z1 and the second current path z2 helps reduce unnecessary electromagnetic radiation in a plasma display system as taught by Kenji (see the abstract).

Regarding claim 14, Schermerhorn teaches method of designing a single-sided driver circuit (*Fig. 4 (30)*) to drive a display panel (*col. 4, lines 52-54, col. 6, lines 49-51, Fig. 4 (30, 14)*), a single driver circuit 30, which is capable of driving the a Plasma Display Panel (PDP) (14), note that designing of the circuit (30) is obvious prior to its application), selecting circuit elements including energy accumulation

Art Unit: 2629

elements and switching to generate respective predetermined driver voltage waveforms at X and Y axes electrodes according to predetermined switching sequences so that a resulting voltage across the X and Y electrodes alternates in polarity with respect to reference voltage to drive the display panel (*col. 4, lines 52-67, col. 5, lines 1-48, Fig. 4 (28, 26, 32, 34, 44, 22), see components of driver circuit (30) in Fig. 4, first and second driver capacitors 22 and 44, first and second Injection Gate Bipolar Transistors (IGBT's) 32 and 34 that are sequentially switched between conducting and non-conducting states by a logic control circuit 39, col. 6, lines 8-18, Fig. 4 (17, 32, 26, 15), as shown in fig. 5, current through driver inductance 17 reaches a peak at $t_{\text{sub.peak}}$ current after which the current begins to decrease as the voltage continues to rise, and the voltage reaches a peak at $t_{\text{sub.reson}}$; as shown in FIG. 5A, the operation continues through decision block 56 to functional block 58 where the first electronic switch 32 is returned to its non-conducting state at $t_{\text{sub.off}}$ (fig. 5) with the voltage at the sustaining voltage level, and once the intended sustaining voltage is reached, it is held by the operation of the driver diode 26 and the PDP capacitors, see FIG. 5, which illustrates voltage and current waveforms generated by the driver circuit shown in FIG. 4, note that it is obvious that the PDP (14) shown in Fig. 4 has X and Y electrodes, col. 6, lines 1-2, also note as shown in Fig. 5, that at $T_{\text{sub.start}}$, the first electronic switch (32) is changed from a non-conducting state to a conducting state); and constructing the*

Art Unit: 2629

single-sided driver circuit to include the circuit elements (*note that the transistors (32, 34) and the capacitors (22, 44) and the rest of the components are all parts of a single driver circuit 30 as shown in Fig. 4, and constructing the circuit (30) is obvious prior to its application*).

Schermerhorn does not teach switching elements that establish current flow paths.

Kenji on the other hand teaches a first switchable current path z1 and a second current path z2 are provided between a power source line 51 and a terminal px to apply electric voltage to each cell in common with one another (see the abstract).

Thus, It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine Schermerhorn's single driver circuit 30 shown in Fig. 4 with Kenji's first switchable current path z1 and the second current path z2 , because the use of first switchable current path z1 and the second current path z2 helps reduce unnecessary electromagnetic radiation in a plasma display system as taught by Kenji (see the abstract).

Regarding claim 22, Schermerhorn teaches a computer readable medium including data computer instructions encoded thereon to perform a method of providing driving voltages required for X and Y axes electrodes of a display panel (*col. 4, lines 6-7 col. 4, lines 9-10, storing energy within the B-field established in the transformer coils, and injecting the stored energy into the display panel, col. 6, lines 16-18, Fig. 5 (lower solid line), and once the intended sustaining voltage is reached, it is held by the operation of the driver diode 26 and the PDP capacitors, see FIG. 5, which illustrates voltage and current waveforms generated by the driver circuit shown in FIG. 4, note that it is obvious that the PDP (14) shown in Fig. 4 has X and Y electrodes.*), the method comprising: switching to generate predetermined driving voltage waveforms alternating in polarity with respect to reference voltage across X and Y axes electrodes according to predetermined switching sequences to drive the display panel (*col. 6, lines 8-18, Fig. 4 (17, 32, 26, 15), as shown in fig. 5, current through driver inductance 17 reaches a peak at $t_{sub,peak}$ current after which the current begins to decrease as the voltage continues to rise, and the voltage reaches a peak at $t_{sub,reson}$; as shown in FIG. 5A, the operation continues through decision block 56 to functional block 58 where the first electronic switch 32 is returned to its non-conducting state at $t_{sub,off}$ (fig. 5) with the voltage at the sustaining voltage level, and once the intended sustaining voltage is reached, it is held by the operation of the driver diode 26 and the PDP capacitors, see FIG. 5, which illustrates voltage*

and current waveforms generated by the driver circuit shown in FIG. 4, note that it is obvious that the PDP (14) shown in Fig. 4 has X and Y electrodes, col. 6, lines 1-2, also note as shown in Fig. 5, that at T.sub.start, the first electronic switch (32) is changed from a non-conducting state to a conducting state).

Schermerhorn does not teach switching current between current flow paths.

Kenji on the other hand teaches a first switchable current path z1 and a second current path z2 are provided between a power source line 51 and a terminal px to apply electric voltage to each cell in common with one another (see the abstract).

Thus, It would have been obvious to one of ordinary skill in the art at the time the invention was made to combine Schermerhorn's single driver circuit 30 shown in Fig. 4 with Kenji's first switchable current path z1 and the second current path z2 , because the use of first switchable current path z1 and the second current path z2 helps reduce unnecessary electromagnetic radiation in a plasma display system as taught by Kenji (see the abstract).

Regarding claims 2, 15 and 23, Schermerhorn teaches the single-sided driver circuit repeatedly supplies zero voltage and +/- multi-level voltages that are symmetric with respect to

Art Unit: 2629

the zero voltage across the X and Y axes electrodes of the display panel during a sustain discharge period (col. 4, lines 58-61, col. 5, lines 13-17, Fig. 5 (32, 34, A), as shown in Fig. 4, the driver circuit (30) includes transistors (32, 34) such that the cathode of the second IGBT 34 is connected to the negative terminal of a series combination of two variable voltage supplies 40 and 42 while the anode of the first IGBT 32 is connected to the positive terminal of the combined voltage supplies 40 and 42, wherein the transistors (32, 34) are sequentially switched between conducting and non-conducting states, col. 5, lines 66-67, the voltage at the PDP input port A is at ground or zero potential, note from Fig. 4 that the first IGBT 32 the second IGBT 34 are symmetrical with respect to input port A., col. 6, lines 16-18, as shown in fig. 5 (which shows voltage from time, $t_{sub.start}$ to time, $t_{sub.off}$), at $t_{sub.off}$, the voltage is at a sustaining level, and a after reaching the sustaining voltage level, it is held by the operation of a driver diode (26) and PDP capacitors (15)).

Regarding claims 3 and 16, Schermerhorn teaches as shown by the lower solid curve in FIG. 5, the voltage increases at a faster rate since the voltage supplies (40, 42) are set for higher outputs, and the voltage supplies (40, 42) are connected to and controlled by the logic control (39).

Schermerhorn further teaches the voltage levels are set in function block

Art Unit: 2629

(52) at a higher level to cause an injection of additional energy during a transition, and because of the increased energy, a plasma discharge is established at t.sub.discharge after which the sustaining voltages are maintained at t.sub.off (col. 6, lines 33-46, col. 5, lines 20-21, Fig. 4 (40, 42, 39), Fig. 5A (52)). Setting of the voltage outputs for voltage suppliers (40, 42) is dynamic such that the voltage levels can be set much higher (col. 6, lines 38-44).

Schermerhorn does not specifically teach a source voltage to be supplied to the single-sided driver circuit is set to be twice as much as a voltage that is supplied to the display panel during a gas discharge mode in the sustain discharge period.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to recognize Schermerhorn's logic control (39) (which sets higher levels through voltage supplies (40, 42)) for the purpose of determining the energy requirement to establish the desired plasma discharge as taught by Schermerhorn (col. 6, lines 27-29).

Regarding claim 17, Schermerhorn teaches the single-sided driver circuit is designed to have a capacitor clamp-type multi-level converting circuit structure (see fig. 4, where a single driver circuit 30 includes capacitors (22,44), col. 5, lines 41-43, the

Art Unit: 2629

first driver capacitor (22) is connected to ground while the second driver capacitor (44) is connected to the voltage feedback point (24), col. 5, lines 17-22, col. 6, lines 38-44, note that when the driver capacitor (44) is charged, the logic control (39) adjusts the voltage levels for next cycle, and the voltage supplies (40, 42) are connected and controlled by the logic circuit (39) such that the voltage supplies (40, 42) could be flyback transformers, also note that designing of the circuit (30) including its elements, capacitors (22, 44) is obvious prior to its application).

Regarding claim 18, Schermerhorn teaches the capacitor clamp-type multi-level converting circuit structure is designed by: connecting a plurality of capacitors in series (*see Fig. 4 in which, the first driver capacitor 22 is aligned on the same line as the second driver capacitor (44)*); connecting the series of the capacitors between ground and a source voltage to be supplied to a sustain driver circuit (*see Fig. 4 in which the two capacitors (22, 44) are located between the ground and logic control (39, which controls voltage supplies 40 and 42) via feedback point (24)*); and connecting each of connection nodes of the capacitors to each of switching elements (*see Fig. 4 in which the capacitor (44) has two nodes each connected to elements, (26) and (32), and capacitor (22) has two nodes each connected to elements (34) and (28)*); and repeatedly supplying zero voltage, and +/- multi-level voltages that are symmetric with respect to the zero voltage, to the display panel during a sustain

Art Unit: 2629

discharge period, by changing current flow paths according to the predetermined switching sequences to drive the display panel (col. 4, lines 58-61, col. 5, lines 13-17, the cathode of the second IGBT 34 is connected to the negative terminal of a series combination of two variable voltage supplies 40 and 42 while the anode of the first IGBT 32 is connected to the positive terminal of the combined voltage supplies 40 and 42, such that the transistors (32, 34) are sequentially switched between conducting and non-conducting states, col. 5, lines 66-67, the voltage at the PDP input port A is at ground or zero potential, note from Fig. 4 that the first IGBT 32 the second IGBT 34 are symmetrical with respect to input port A., col. 6, lines 16-18, as shown in fig. 5 (which shows voltage from time, $t_{sub.start}$ to time, $t_{sub.off}$), at $t_{sub.off}$, the voltage is at a sustaining level, and after reaching the sustaining voltage level, it is held by the operation of a driver diode (26) and PDP capacitors (15), col. 6, lines 8-18, Fig. 4 (17, 32, 26, 15), as shown in fig. 5, current through driver inductance 17 reaches a peak at $t_{sub.peak}$ current after which the current begins to decrease, as shown in FIG. 5A, the operation continues through decision block 56 to functional block 58 where the first electronic switch 32 is returned to its non-conducting state at $t_{sub.off}$ (fig. 5), also note as shown in Fig. 5, that at $T_{sub.start}$, the first electronic switch (32) is changed from a non-conducting state to a conducting state).

Allowable Subject Matter

4. Claims 19-21 are allowed.
5. Claims 4-13 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Conclusion

6. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.


Art Unit: 2629

7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Abbas I. Abdulsalam whose telephone number is 571-272-7685. The examiner can normally be reached on Monday through Friday from 9:00 A.M. to 5:30 P.M.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Richard Hjerpe, can be reached on 571-272-7691. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Abbas I Abdulsalam
Examiner
Art Unit 2629
October 13, 2007



RICHARD HJERPE
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2600